Extended RTL in the Specification and Verification of an Industrial Press
نویسندگان
چکیده
Extended Real Time Logic (ERTL) is proposed for the modelling and analysis of hybrid systems, taking as a basis Real Time Logic (RTL). RTL is a rst order logic with uninterpreted predicates which relate events of a system to the time of their occurrence, thereby providing the means for reasoning about the absolute timing properties of real-time systems. The extensions provided by ERTL allow reasoning about system behaviour in both value and time domains by parametrising predicates in terms of system variables. We illustrate the use of ERTL through the modelling and analysis of an industrial press. The approach adopted for the modelling and analysis of the press aims to obtain a formal model of the press from which the analysis is conducted and the control strategies are established.
منابع مشابه
Web Service Choreography Verification Using Z Formal Specification
Web Service Choreography Description Language (WS-CDL) describes and orchestrates the services interactions among multiple participants. WS-CDL verification is essential since the interactions would lead to mismatches. Existing works verify the messages ordering, the flow of messages, and the expected results from collaborations. In this paper, we present a Z specification of WS-CDL. Besides ve...
متن کاملA model for specification, composition and verification of access control policies and its application to web services
Despite significant advances in the access control domain, requirements of new computational environments like web services still raise new challenges. Lack of appropriate method for specification of access control policies (ACPs), composition, verification and analysis of them have all made the access control in the composition of web services a complicated problem. In this paper, a new indepe...
متن کاملFormal Verification on the RT Level Computing One-To-One Design Abstractions by Signal Width Reduction
Digital circuit designs are usually given as RegisterTransfer-Level (RTL) specifications, but most of today’s hardware verification tools are based on bit-level methods, using SAT or BDD-based techniques. RTL specifications contain more explicite structural information than bit-level descriptions. This paper presents a new approach to scale down design sizes before verification by exploiting wo...
متن کاملGatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment
This paper outlines formal verification in general and then introduces CVE’s equivalence checking tool gatecomp, an equivalence checker developed in the formal verification group at Infineon, Germany. The basic verification tasks are described and the advanced features of the tool are discussed. The application of gatecomp to large industrial examples is reported. This demonstrates the power of...
متن کاملFormal Equivalence Checking of Software Specifications
Ever-growing complexity is forcing logic design to move above the register transfer level (RTL). For example, functional specifications are being written in software. These specifications are written for clarity, and are not optimized or intended for synthesis. Since the software is the target of functional validation, equivalence verification between the software specification and the RTL impl...
متن کامل